

4096 BIT (1024 × 4 BITS) STATIC RAM

DESCRIPTION The NEC μPD2114L is a 4096 bit static Random Access Memory organized as 1024 words by 4 bits using N-channel Silicon-gate MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding. It therefore requires no clocks or refreshing to operate and simplifies system design. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The μPD2114L is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The μPD2114L is placed in an 18-pin package for the highest possible density.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\bar{CS}) lead allows easy selection of an individual package when outputs are OR-Tied.

3

FEATURES

- Access Time: Selection from 150-450 ns
- Single +5 Volt Supply
- Directly TTL Compatible – All Inputs and Outputs
- Completely Static – No Clock or Timing Strobe Required
- Low Operating Power – Typically 0.06 mW/Bit
- Identical Cycle and Access Times
- Common Data Input and Output using Three-State Output
- High Density 18-pin Plastic and Ceramic Packages
- Replacement for 2114L and Equivalent Devices

PIN CONFIGURATION




PIN NAMES

A ₀ -A ₉	Address Inputs
WE	Write Enable
CS	Chip Select
I/O ₁ -I/O ₄	Data Input/Output
VCC	Power (+5V)
GND	Ground

μ PD2114L

BLOCK DIAGRAM



Operating Temperature -10°C to +80°C
 Storage Temperature -65°C to +150°C
 Voltage on any Pin -0.5 to 7 Volts ①

ABSOLUTE MAXIMUM RATINGS*

Note: ① With respect to ground.

T_a = 25°C

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T_a = 0°C to 70°C, V_{CC} = +5V ± 10% unless otherwise noted.

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Load Current (All Input Pins)	I _{LI}			10	μA	V _{IN} = 0 to 5.5V
I/O Leakage Current	I _{LO}			10	μA	CS = 2V, V _{I/O} = 0.4V to V _{CC}
Power Supply Current	I _{CC1}			65	mA	V _{IN} = 5.5V, I _{I/O} = 0 mA, T _a = 25°C
Power Supply Current	I _{CC2}			70	mA	V _{IN} = 5.5V, I _{I/O} = 0 mA, T _a = 0°C
Input Low Voltage	V _{IL}	-3.0		0.8	V	
Input High Voltage	V _{IH}	2.0		6.0	V	
Output Low Current	I _{OL}	3.2			mA	V _{OL} = 0.4V
Output High Current	I _{OH}			-1.0	mA	V _{OH} = 2.4V, V _{CC} = 4.75V V _{OH} = 2.2V, V _{CC} = 4.5V

T_a = 25°C; f = 1.0 MHz

CAPACITANCE

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input/Output Capacitance	C _{I/O}			8	pf	V _{I/O} = 0V
Input Capacitance	C _{IN}			5	pf	V _{IN} = 0V


AC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5V \pm 10\%$, unless otherwise noted

PARAMETER	SYMBOL	LIMITS										UNIT	TEST CONDITIONS		
		2114L		2114L-1		2114L-2		2114L-3		2114L-5					
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
READ CYCLE															
Read Cycle Time	t_{RC}	450		300		250		200		150		ns	$t_T = t_p = t_f = 10\text{ ns}$		
Access Time	t_A		450		300		250		200		150	ns	$C_L = 100\text{ pF}$		
Chip Selection to Output Valid	t_{CO}		120		100		80		70		60	ns	Load = 1 TTL gate		
Chip Selection to Output Active	t_{CX}	20		20		20		20		20		ns	$t_T = t_p = t_f = 10\text{ ns}$		
Output 3 State from Deselection	t_{OTD}		100		80		70		60		50	ns	$V_{ref} = 1.5\text{ V}$		
Output Hold from Address Change	t_{OHA}	50		50		50		50		50		ns			
WRITE CYCLE															
Write Cycle Time	t_{WC}	450		300		250		200		150		ns	$t_T = t_p = t_f = 10\text{ ns}$		
Write Time	t_W	200		150		120		120		80		ns	$C_L = 100\text{ pF}$		
Write Release Time	t_{WR}	0		0		0		0		0		ns	Load = 1 TTL gate		
Output 3 State from Write	t_{OTW}		100		80		70		60		50	ns	$t_T = t_p = t_f = 10\text{ ns}$		
Data to Write Time Overlap	t_{DW}	200		150		120		120		80		ns	$V_{ref} = 1.5\text{ V}$		
Data Hold from Write Time	t_{DH}	0		0		0		0		0		ns			
Address to Write Setup Time	t_{AW}	0		0		0		0		0		ns			

3

TIMING WAVEFORMS



Notes: ① WE is high for Read Cycle

② t_W is measured from the latter of CS or WE going low to the earlier of CS or WE going high.